Regviz

Microchip Technology /ATSAME70Q21 /XDMAC /XDMAC_CHID[0] /CIM

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CIM

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/XDMAC/XDMAC_CHID[1]/CIM#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BIM)BIM 0 (LIM)LIM 0 (DIM)DIM 0 (FIM)FIM 0 (RBEIM)RBEIM 0 (WBEIM)WBEIM 0 (ROIM)ROIM

Description

Channel Interrupt Mask Register (chid = 0)

Fields

BIM

End of Block Interrupt Mask Bit
LIM

End of Linked List Interrupt Mask Bit
DIM

End of Disable Interrupt Mask Bit
FIM

End of Flush Interrupt Mask Bit
RBEIM

Read Bus Error Interrupt Mask Bit
WBEIM

Write Bus Error Interrupt Mask Bit
ROIM

Request Overflow Error Interrupt Mask Bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data